Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication
نویسندگان
چکیده
This paper concerns performance modeling of semiconductor manufacturing operations. More specifically, it focuses on queueing network models for an analysis of wafer fabrication facilities. The congestion problems that plague wafer fabrication facilities are described in general terms, and several years' operating data from one particular facility are summarized. A simple queueing network model of that facility is constructed, and the model is used to predict certain key system performance measures. The values predicted by the model are found to be within about 10O% of those actually observed. These results suggest that queueing network models can provide useful quantitative guidance to designers of wafer fabrication facilities, and we discuss refinements and extensions of our elementary model that are likely to be important in other settings. However, an even more important benefit to be gained from queueing theory is the simple qualitative point that congestion and delay in wafer fabrication are caused by variability in the operating environment. To significantly reduce manufacturing cycle times, one must reduce that variability.
منابع مشابه
Modeling, Scheduling, and Prediction in Wafer Fabrication Systems Using Queueing Petri Net and Genetic Algorithm
-Wafer fabrication is one of the most competitive manufacturing business in the world. In order to survive from such strongly competitive environment, finding an effective schedule which can result in higher machine utilization and throughput rate, shorter cycle time, and lower WIP (Work-In-Product) inventory becomes a major task. Besides that, in order to help customers to make ordering decisi...
متن کاملCapacity Determination Model with Time Constraints and Batch Processing in Semiconductor Wafer Fabrication
Recently, wafer fabrication has become more complicated and lengthened the product queue time. To ensure final product yield, engineers need to set up queue time limits for particular machines during wafer processing; we name it as “time constraints”. Time constraint problems are more serious when the time constraint is short, process is reentrant and batching. Generally, batch processing in wa...
متن کاملScheduling Semiconductor Wafer Fabrication
This paper is concerned with assessing the impact that scheduling can have on the performance of semiconductor wafer fabrication facilities. The performance measure considered here is the mean throughput time (sometimes called cycle time, turnaround time or manufacturing interval) for a lot of wafers. A variety of input control and sequencing rules are evaluated using a simulation model of a re...
متن کاملCapacity planning through queueing analysis and simulation-based statistical methods: a case study for semiconductor wafer fabs
This paper presents a comprehensive framework for strategic capacity expansion of production equipment in semiconductor manufacturing, and the proposed approach is applied on a model of an actual wafer fabrication facility. It is the intention of this work to show that, once intelligently integrated, an analytical queueing model and a numeric computer simulation model can be used synergisticall...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Operations Research
دوره 36 شماره
صفحات -
تاریخ انتشار 1988